

1	1	<p>Marks are for AO1 (understanding) and AO2 (analyse)</p> <p>Mark as follows:</p> <p>AO2 (analyse) – 1 mark: The different processors have different instruction sets;</p> <p>A. Examples such as different numbers of general purpose registers / different architecture.</p> <p>AO1 (understanding) – 1 mark: The program is in machine code / platform dependent / makes use of those instructions;</p> <p>A. The program has been compiled NE. Not portable</p>	2
1	2	<p>Marks are for AO1 (understanding) and AO2 (analyse)</p> <p>Mark as follows:</p> <p>AO2 (analyse) – 1 mark: A processor with a clock speed of 3.2GHz may be able to execute (sequential) instructions more quickly than a processor with a clock speed of 2.8GHz;</p> <p>AO1 (understanding) – 1 mark: Where parallel processing is not possible / sequential processing is needed this may enable the 3.2GHz processor to complete the task sooner than the 2.8GHz processor;</p> <p>A. ‘Josephine’s computer’ for 3.2GHz processor and ‘Ella’s computer’ for 2.8GHz processor</p>	2

2	1	<p>Marks are for AO3 (design) and AO3 (program)</p> <p>Mark as follows:</p> <p>AO3 (design) – 1 mark 1 mark for identifying the need for two branch commands</p> <p>AO3 (program) – 3 marks For the AO3 (program) marks, the syntax used must be correct for the language as described on the question paper.</p> <p>1 mark: Subtracting 10 from R1 and storing the result in R1</p> <p>1 mark: Adding 1 to R3 and storing the result in R3</p> <p>1 mark: Having two branches with the correct condition(s)</p> <p>Max 2 marks for programming if any syntax incorrect or program does not work correctly under all circumstances</p> <p>DPT incorrect use of commas, colons, semi-colons, etc. Note this does not apply to #.</p> <p>Refer alternative answers to team leaders</p> <ul style="list-style-type: none"> - BLT end - SUB R1, R1, #10 - ADD R3, R3, #1 - B loopstart 	4
2	2	<p>Mark is for AO1 (understanding)</p> <p>64 // 2⁶;</p>	1
2	3	<p>Mark is for AO1 (understanding)</p> <p>1024 // 2¹⁰;</p>	1

3	<p>Marks are for AO1 (understanding)</p> <ul style="list-style-type: none">• The address of the memory to be written to is placed on the address bus (by the processor);• The data to be written is placed on the data bus (by the processor);• The signal to write is placed on the control bus (by the processor);• The control bus carries a clock signal (to synchronise the memory and processor);• When the write signal is received (by the memory) on the control bus; the data from the data bus is stored; into the location identified by the address bus; <p>A. CPU for processor NE. Implication that the busses are doing the 'sending' rather than 'carrying' of data / addresses / signals</p> <p>MAX 2 per bus MAX 3 if only two buses referenced MAX 4 marks</p>	4
---	--	---

4	1	<p>Marks are for AO2 (apply) and AO3 (program)</p> <pre> MOV R0, #9 MOV R1, #12 MOV R2, #0 startloop: AND R3, R0, #1 CMP R3, #1 BNE jump ADD R2, R2, R1 // ADD R2, R1, R2 jump: LSR R0, R0, #1 LSL R1, R1, #1 CMP R0, #0 BEQ endloop B startloop endloop:</pre> <p>Alternative Answer 1: LSL R1, R1, #1 could be replaced with ADD R1, R1, R1</p> <p>Alternative Answer 2: BNE jump could be replaced with: BEQ doadd B jump doadd:</p> <p>AO2 (analyse) – 2 marks</p> <p>1 mark: Recognising that logical shift (LSR/LSL) is needed to perform integer division by 2 / multiplication by 2 even if the syntax used is incorrect.</p> <p>1 mark: Recognise that two comparisons and two branch instructions are needed even if the syntax is incorrect or the wrong types of branch instructions are used.</p> <p>AO3 (program) – 5 marks</p> <p>1 mark: CMP R3, #1 before the jump: label and syntactically correct.</p> <p>1 mark: BNE jump before the jump: label and syntactically correct.</p> <p>1 mark: ADD R2, R2, R1 is before the jump: label and syntactically correct.</p> <p>1 mark: LSR R0, R0, #1 and LSL R1, R1, #1 are after the jump: label and syntactically correct. I. order of commands</p> <p>1 mark: CMP R0, #0 and BEQ endloop are after the jump: label, before B startloop and syntactically correct.</p> <p>Max 4 marks for programming if any syntax incorrect or program does not work correctly under all circumstances</p> <p>A. Answers that use hexadecimal or binary values DPT Missing hash for immediate addressing DPT incorrect use of commas, colons, semi-colons, line numbers, etc.</p>	7
---	---	--	---

5	1	Mark is for AO1 (knowledge) A memory/storage location inside/on a processor; A. CPU instead of processor NE. memory/storage location	1
5	2	2 marks are for AO1 (knowledge) Instructions are stored in (main) memory; Instructions are fetched, (decoded) and executed (serially) by the processor; Programs can be moved in and out of main memory; MAX 2	2
5	3	2 marks are for AO1 (understanding) When data/instructions are needed/fetched they have to be transferred from memory to the processor (using the data bus); (after execution) result/data may need to be transferred back to memory (using the data bus); A. responses referring to I/O controllers instead of memory	2
5	4	2 marks are for AO1 (understanding) In the Harvard architecture: Instructions and data have separate buses; Instructions and data are stored in separate memories // Instructions and data have separate memory/address spaces; NE. Places, locations, registers, areas of memory Instruction word size can be different to data word size // Instruction bus width can be different to data bus width; Instructions and data can be fetched simultaneously; A. points made in reverse that state how the von Neumann architecture works MAX 2	2

5	5	4 marks for AO1 (knowledge) and 4 marks for AO1 (understanding)	8												
		<table><tr><th>Description</th><th>Explanation</th></tr><tr><td>Contents of the Program Counter / PC transferred to the Memory Address Register / MAR</td><td>so that the PC can be updated // to enable the memory address to be transferred along the address bus/to the memory</td></tr><tr><td>Contents of MAR placed onto address bus</td><td>so the correct location in the main memory will be accessed</td></tr><tr><td>Contents of addressed memory location/value received on data bus loaded into the Memory Buffer Register / MBR</td><td>not all fetches will be for instructions so cannot be loaded directly into Current Instruction Register / CIR // the value will only be present transiently on the bus so must be stored in a register // the MBR is used to cope with the speed difference between the processor and the main memory</td></tr><tr><td>(Contents of) PC is incremented</td><td>so that the next instruction in the sequence can be fetched</td></tr><tr><td>The contents of the MBR is copied to the CIR</td><td>so that if data is fetched/written during the execute phase it does not overwrite the instruction // because the control unit uses the instruction from the CIR</td></tr></table>	Description	Explanation	Contents of the Program Counter / PC transferred to the Memory Address Register / MAR	so that the PC can be updated // to enable the memory address to be transferred along the address bus/to the memory	Contents of MAR placed onto address bus	so the correct location in the main memory will be accessed	Contents of addressed memory location/value received on data bus loaded into the Memory Buffer Register / MBR	not all fetches will be for instructions so cannot be loaded directly into Current Instruction Register / CIR // the value will only be present transiently on the bus so must be stored in a register // the MBR is used to cope with the speed difference between the processor and the main memory	(Contents of) PC is incremented	so that the next instruction in the sequence can be fetched	The contents of the MBR is copied to the CIR	so that if data is fetched/written during the execute phase it does not overwrite the instruction // because the control unit uses the instruction from the CIR	
Description	Explanation														
Contents of the Program Counter / PC transferred to the Memory Address Register / MAR	so that the PC can be updated // to enable the memory address to be transferred along the address bus/to the memory														
Contents of MAR placed onto address bus	so the correct location in the main memory will be accessed														
Contents of addressed memory location/value received on data bus loaded into the Memory Buffer Register / MBR	not all fetches will be for instructions so cannot be loaded directly into Current Instruction Register / CIR // the value will only be present transiently on the bus so must be stored in a register // the MBR is used to cope with the speed difference between the processor and the main memory														
(Contents of) PC is incremented	so that the next instruction in the sequence can be fetched														
The contents of the MBR is copied to the CIR	so that if data is fetched/written during the execute phase it does not overwrite the instruction // because the control unit uses the instruction from the CIR														
		A. Memory Data Register/MDR for Memory Buffer Register/MBR													
		Max 4 for descriptions Max 4 for explanations Max 8													

6	1	<p>4 marks for AO3 (programming)</p> <p>Example 1:</p> <pre> LDR R0, 100 LDR R1, 101 ADD R2, R0, R1 CMP R2, #26 BLT store SUB R2, R2, #26 store: STR R2, 102 </pre> <p>Example 2:</p> <pre> LDR R0, 100 LDR R1, 101 ADD R2, R0, R1 CMP R2, #25 BGT adjust STR R2, 102 HALT adjust: SUB R2, R2, #26 STR R2, 102 </pre> <p>Example 3:</p> <pre> LDR R0, 100 LDR R1, 101 ADD R2, R0, R1 CMP R2, #25 BGT adjust B end adjust: SUB R2, R2, #26 end: STR R2, 102 </pre> <p>A. Use of alternative registers A. Any label name in place of store / adjust</p> <p>DPT. Use of invalid register name eg Rd DPT. Use of incorrect addressing mode DPT. Inclusion of invalid symbols in commands</p> <p>Programming Marks: 1 Mark for LDR R0, 100, LDR R1, 101 and STR R2, 102 1 Mark for ADD R2, R0, R1 1 Mark for SUB R2, R2, #26 1 Mark for either:</p> <ul style="list-style-type: none"> • CMP R2, #26, BLT store and store: aligned to a STR instruction or • CMP R2, #25, BGT adjust and adjust: aligned to a SUB instruction <p>Max 3 if any errors.</p>	4
6	2	<p>Mark is for AO1 (understanding)</p> <p>The operand is the datum;</p>	1

--	--	--	--

6	3	Mark is for AO1 (understanding) Frequency/statistical/syntactical analysis cannot provide clues to the plaintext // nothing can be learnt about the plaintext from the ciphertext;	1
---	---	--	---

Qu	Pt	Marking Guidance	Marks															
7	1	<p>Marks are for AO1 (understanding)</p> <table><tr><th></th><th>Description</th><th>Order (1 to 4)</th></tr><tr><td>A</td><td>The contents of the MBR are copied to the CIR.</td><td>2</td></tr><tr><td>B</td><td>The contents of the PC are copied to the MAR.</td><td>1</td></tr><tr><td>C</td><td>The Control Unit decodes the contents of the CIR.</td><td>3</td></tr><tr><td>D</td><td>The result of the calculation is stored.</td><td>4</td></tr></table> <p>3 marks for all correct 2 marks for two correct 1 mark for one correct</p> <p>R. Labels used more than once.</p>		Description	Order (1 to 4)	A	The contents of the MBR are copied to the CIR.	2	B	The contents of the PC are copied to the MAR.	1	C	The Control Unit decodes the contents of the CIR.	3	D	The result of the calculation is stored.	4	3
	Description	Order (1 to 4)																
A	The contents of the MBR are copied to the CIR.	2																
B	The contents of the PC are copied to the MAR.	1																
C	The Control Unit decodes the contents of the CIR.	3																
D	The result of the calculation is stored.	4																

Qu	Pt	Marking Guidance	Marks
7	2	<p>Marks are for AO1 (understanding)</p> <p>Main memory stores the <u>instructions</u> to be executed (and any data required by those instructions);</p> <p>Main memory returns the instructions / data / value stored in a memory location (specified on the address bus) (using the data bus);</p> <p>Program is transferred from secondary storage into main memory (if program not already in main memory) when program execution is requested;</p> <p>Main memory stores any value / data resulting from the execution of the program;</p> <p>MAX 2</p>	2

Qu	Pt	Marking Guidance	Marks
7	3	<p>Mark is for AO1 (knowledge)</p> <p>Arithmetic logic unit // ALU;</p>	1

Qu	Pt	Marking Guidance	Marks
7	4	<p>Mark is for AO1 (understanding)</p> <p>Increases the amount of data that can be transferred over the bus <u>at once</u>;</p> <p>A. Fewer transfers are needed to transfer the same amount of data; NE. Data can be transferred quicker / more data per unit of time. NE. More data can be transferred.</p> <p>MAX 1</p>	1

Qu	Pt	Marking Guidance	Marks
7	5	<p>Marks are for AO1 (understanding)</p> <p>The address bus;</p> <p>Width increased <u>by 1</u>;</p>	2

Qu	Pt	Marking Guidance	Marks
8	1	<p>Mark is for AO1 (understanding)</p> <p>B MOV R3, #42;</p> <p>R. More than one lozenge shaded.</p>	1

Qu	Pt	Marking Guidance	Marks
8	2	<p>Marks are for AO3 (programming)</p> <p>1 mark for each program point</p> <ul style="list-style-type: none"> • Loading value from 101 into R1 (eg LDR R1, 101). • Comparing R1 against the operand 50 (eg CMP R1, #50). • Branching using BGT and BEQ, or BLT, with a suitable label. • Using a logical shift left to double the number (eg LSL R1, R1, #1). • Storing the value (even if incorrect) in R1 back to memory location 101 <p>Max 3 marks for programming if any syntax incorrect or program does not work correctly under all circumstances.</p> <p>Max 4</p> <p>Example 1:</p> <pre> LDR R1, 101 CMP R1, #50 BGT end BEQ end LSL R1, R1, #1 STR R1, 101 end: </pre> <p>Example 2:</p> <pre> LDR R1, 101 CMP R1, #50 BLT lessThan HALT lessThan: LSL R1, R1, #1 STR R1, 101 </pre> <p>Example 3:</p> <pre> LDR R1, 101 CMP R1, #50 BLT Double B EndIf Double: LSL R1, R1, #1 STR R1, 101 EndIf: </pre> <p>A. Use of any valid register number 0-12 instead of R1 .</p> <p>A. Use of comparisons that achieve the same result (eg greater than 49).</p> <p>A. Any label names.</p> <p>A. Alternative methods for doubling a number.</p> <p>A. Inline label names.</p> <p>I. Missing commas.</p>	4

Qu	Pt	Marking Guidance	Marks
9	1	<p>Marks are for AO1 (understanding)</p> <p>Max 1 mark for explanation: Provides information about the result of the last (arithmetic/logical) instruction // to control conditional branch instructions;</p> <p>Max 1 mark for example: When the result of a comparison / (arithmetic) operation is zero/negative; When a carry needs to be carried out; When overflow/underflow occurs; When an interrupt occurs; When a comparison is made a flag is set as to whether the operands were equal;</p>	2

Qu	Pt	Marking Guidance	Marks
10		<p>Marks are for AO3 (programming)</p> <p>Mark as follows:</p> <p>AO3 (programming) – 4 marks For the AO3 (program) marks, the syntax used must be correct for the language as described on the question paper.</p> <p>1 mark: Comparing R2 against #0 and having a BGT/BEQ, or #1 and having a BLT 1 mark: Adding R1 to R3 and storing result in R3 1 mark: Subtracting #1 from R2 and storing result in R2 1 mark: Having a B to branch to the start</p> <p>Max 3 marks for programming if any syntax incorrect or program does not work correctly under all circumstances.</p> <p>DPT. incorrect use of commas, colons, semi-colons, etc. Note this does not apply to #</p> <p>Note: HALT is not needed if on final line.</p> <p>Refer alternative answers not shown to team leaders</p> <p>Alternative answer 1 start: CMP R2, #0 BGT addone HALT addone: ADD R3, R3, R1 SUB R2, R2, #1 B start</p> <p>Alternative answer 2 start: CMP R2, #1 BLT end ADD R3, R3, R1 SUB R2, R2, #1 B start end: HALT</p> <p>Alternative answer 3 start: CMP R2, #0 BEQ end ADD R3, R3, R1 SUB R2, R2, #1 B start end: HALT</p>	4

		Alternative answer 4 start: CMP R2, #0 BGT addone B end addone: ADD R3, R3, R1 SUB R2, R2, #1 B start end: HALT	
--	--	--	--

Qu	Pt	Marking Guidance	Marks
11		Marks are for AO2 (analyse) The processor must keep pace with a wide range of sensors, each frequently collecting data; All sensor data goes via the processor // all sensor data requires computation; Processor must run other software at the same time as collecting data from sensors // the processor must operate quickly enough to support multitasking between processing sensor data and the applications (playing music / loading images); Both the image and music (often) have large file sizes; NE. faster processing. MAX 2	2

Qu	Pt	Marking Guidance	Marks
12	1	<p>Marks are for AO1 (understanding)</p> <p>1 mark for two or three components correctly identified 2 marks for four components correctly identified</p> <p>1: Memory Address Register 2: Address Bus 3: Memory Buffer Register A. Memory Data Register 4: Data Bus</p>	2

Qu	Pt	Marking Guidance	Marks
12	2	<p>Marks are for AO1 (knowledge)</p> <p>(Machine code) Instructions are stored in (main) memory; Instructions are fetched, (decoded) and executed (serially) by the processor; Programs can be moved in to (and out of) main memory;</p> <p>Max 2</p>	2

Qu	Pt	Marking Guidance	Marks
12	3	Marks are for AO1 (knowledge) Register (number); Memory address / location; A. offset from a memory location Max 2	2

Qu	Pt	Marking Guidance	Marks
12	4	Marks are for AO1 (understanding) Increases the probability/likelihood/chance that data/instructions will be found in cache (and cache memory is faster than main memory); A. Increases probability/likelihood/chance of cache hit (without cache hit definition) A. Fewer accesses to slower memory types, eg main memory A. More instructions can be accessed from high speed memory Allows for more bits to be simultaneously processed (in the execution of a single instruction) // Allows for more bits to be simultaneously transferred (within the processor);	2

Qu	Pt	Marking Guidance	Marks
13		Marks are for AO3 (programming) 1 mark each for each program point: <ul style="list-style-type: none"> Comparing the values in R1 and R3 A. Indirect comparisons Using a branch instruction to execute different blocks of code. Always terminating with the greater number stored in R1. Terminating with 1 stored in R2 when the greater number was in R1 and 3 stored in R2 otherwise. Max 3 marks for programming if any syntax incorrect or program does not work correctly under all circumstances	4

	<p>Example 1</p> <pre>CMP R1, R3 BGT r1bigger MOV R1, R3 MOV R2, #3 B Done r1bigger: MOV R2, #1 done: HALT</pre> <p>Example 2</p> <pre>SUB R2, R1, R3 CMP R2, #0 BGT finish MOV R2, #1 B done finish: MOV R1, R3 MOV R2, #3 done: HALT</pre> <p>Example 3</p> <pre>MOV R2, #1 CMP R1, R3 BGT done MOV R1, R3 MOV R2, #3 done: HALT</pre>	
--	---	--

14	1	<p>2 marks AO2 (analysis) and 6 marks AO3 (programming)</p> <p>Example Solution 1</p> <pre> LDR R1, 102 LDR R2, 103 loop: CMP R1, R2 BEQ finish BGT agreaterthanb SUB R2, R2, R1 B loop agreaterthanb: SUB R1, R1, R2 B loop finish: STR R1, 104 </pre> <p>Example Solution 2</p> <pre> LDR R0, 102 LDR R1, 103 startloop: CMP R0, R1 BEQ end CMP R0, R1 BGT greater SUB R1, R1, R0 B startloop greater: SUB R0, R0, R1 B startloop end: STR R1, 104 </pre> <p>Note: Any register numbers can be used and any understandable method to identify a label.</p> <p>DPT use of invalid register names eg R27, Rn</p> <p>6 marks AO3 (programming syntax must be correct):</p> <p>Values in memory locations 102 and 103 loaded into two different registers;</p> <p>Comparison made between the values in the two registers;</p> <p>If the values in the two registers are the same then the code will exit (after performing any other necessary instructions); A. end of program reached if not HALT instruction.</p>	8
----	---	--	---

	<p>If A is greater than B then the value in the register representing B is subtracted from the value in the register representing A and result stored in register representing A; Note: Award this mark even if further incorrect changes would also be made to values in registers.</p> <p>If A is less than (or equal to B) / then the value in the register representing A is subtracted from the value in the register representing B and result stored in register representing B; Note: Award this mark even if further incorrect changes would also be made to values in registers.</p> <p>Before the algorithm exits, in all circumstance, the value in the register representing A (or the register representing B) is stored into memory location 104 (regardless of whether or not this is the gcd); A. if this is done on every iteration of a loop instead of just once.</p> <p>2 marks AO2 (concept must be understood, syntax need not be correct):</p> <p>The need for a loop has been identified and instructions are used to make the program loop back to before the comparison(s) after each subtraction has taken place;</p> <p>The response provided follows the correct method to calculate the gcd of A and B, regardless of whether the syntax is correct or not, although an attempt must have been made to use the AQA instruction set;</p> <p>Max 7 if solution not fully working</p>	
--	--	--

15	1	Mark is AO1 (knowledge) Increase the number of bits // amount of data that can be transferred <u>at one time</u> ; A. in one cycle NE. increase rate of data transfer	1
----	---	---	---

16	1	2 marks for AO1 (knowledge)	2								
<table><tr><th>Number</th><th>Register Name</th></tr><tr><td>❶</td><td>Memory Address Register NE. MAR</td></tr><tr><td>❷</td><td>Program Counter NE. PC</td></tr><tr><td>❸</td><td>Current Instruction Register NE. CIR, IR A. Instruction Register</td></tr></table>				Number	Register Name	❶	Memory Address Register NE. MAR	❷	Program Counter NE. PC	❸	Current Instruction Register NE. CIR, IR A. Instruction Register
Number	Register Name										
❶	Memory Address Register NE. MAR										
❷	Program Counter NE. PC										
❸	Current Instruction Register NE. CIR, IR A. Instruction Register										
<p>1 mark: Two registers correctly named OR</p> <p>2 marks: All three registers correctly named</p> <p>If student has used initialisms instead of full register names (or a mixture of both) then award 1 mark if all three registers are given the correct abbreviated name.</p>											

16	2	<p>2 marks for AO1 (knowledge)</p> <p>Allows the currently executing process/task/program to be suspended; A. “stopped” as BOD R. Suspend/stop the fetch-execute cycle / processor R. “instruction” for “process”</p> <p>So that a device/source that needs the (immediate) attention of the processor can be serviced/dealt with // so that an <u>urgent</u> error condition can be serviced/dealt with; A. Examples of error conditions that would be likely to generate an interrupt NE. To deal with an error, unless stated or clear from example that must be dealt with immediately NE. So that a task of higher priority can be carried out</p>	2
----	---	--	---

16	3	<p>2 marks for AO1 (understanding)</p> <p>So that the currently running process/task/program can be returned to; NE. So that the content will not be lost/overwritten NE. So that the F-E cycle can continue afterwards</p> <p>As the (code that deals with the) interrupt will change/overwrite/clear register values; NE. The contents of the registers will be lost</p>	2
----	---	---	---

17	1	Mark is for AO1 (understanding) 1024 // 2^{10} ; A. 1 KiB	1
----	---	---	----------

17	2	Mark is for AO1 (knowledge) The operand is the value/datum that the instruction should use;	1
----	---	---	----------

17	3	<p>3 marks for AO3 (programming)</p> <p>Values in memory locations 101 and 102 loaded into two different registers;</p> <p>Contents of the two registers are exclusive ORed;</p> <p>A. Memory addresses used as operands directly if no other marks awarded for this question part ie <code>EOR 103, 101, 102</code></p> <p>A. Exclusive or achieved in another way eg use of two ANDs, two NOTs and an OR</p> <p>Value of register storing the result of exclusive or operation is stored into memory location 103;</p> <p>A. result of an incorrect combination of the values in locations 101 and 102 stored in location 103</p> <p>DPT. Use of invalid register name eg Rd</p> <p>DPT. Use of incorrect addressing mode</p> <p>DPT. Inclusion of invalid symbols in commands</p> <p>Example Solution</p> <pre>LDR R1, 101 LDR R2, 102 EOR R3, R1, R2 STR R3, 103</pre>	3
----	---	--	---

Qu	Pt	Marking guidance	Total marks																																																												
18	1	<div>All marks AO2 (apply)</div> <table><tr><th>R0</th><th>R1</th><th>R2</th><th>R3</th><th>R4</th></tr><tr><td></td><td>100010 (34)</td><td>110 (6)</td><td></td><td></td></tr><tr><td>0 (0)</td><td></td><td></td><td>1 (1) 1</td><td></td></tr><tr><td></td><td></td><td>1100 (12)</td><td>10 (2) 2</td><td></td></tr><tr><td></td><td></td><td>11000 (24)</td><td>100 (4)</td><td></td></tr><tr><td></td><td></td><td>110000 (48)</td><td>1000 (8)</td><td></td></tr><tr><td></td><td></td><td>11000 (24)</td><td>100 (4) 3</td><td></td></tr><tr><td>100 (4)</td><td>1010 (10) 4</td><td></td><td></td><td>0 (0) 5</td></tr><tr><td></td><td></td><td>1100 (12)</td><td>10 (2)</td><td>0 (0)</td></tr><tr><td></td><td></td><td>110 (6)</td><td>1 (1)</td><td></td></tr><tr><td>101 (5)</td><td>100 (4) 6</td><td></td><td></td><td>1 (1)</td></tr><tr><td></td><td></td><td></td><td>0 (0)</td><td></td></tr></table> <div><p>1 mark: Correct initial values loaded into R0 and R3 – Area 1</p><p>1 mark: Logical shifting left of register values in loop – Area 2</p><p>1 mark: Exiting loop and shifting right – Area 3</p><p>1 mark: First addition and subtraction on R0 and R3 – Area 4</p><p>1 mark: Addition and subtraction loop – Area 5</p><p>1 mark: Correct final values in registers R0 and R1 – Area 6</p><p>Award marks for the correct values in the indicated areas. The values do not need to be in the exact cells shown for marks to be awarded, but must be in the correct sequence in the column they are in.</p><p>Award marks for values written in either decimal or binary. If a binary and decimal value are written in one cell and one is correct but the other incorrect then treat the cell as being correct</p><p>Max 5 if any incorrect values in table.</p></div>	R0	R1	R2	R3	R4		100010 (34)	110 (6)			0 (0)			1 (1) 1				1100 (12)	10 (2) 2				11000 (24)	100 (4)				110000 (48)	1000 (8)				11000 (24)	100 (4) 3		100 (4)	1010 (10) 4			0 (0) 5			1100 (12)	10 (2)	0 (0)			110 (6)	1 (1)		101 (5)	100 (4) 6			1 (1)				0 (0)		6
R0	R1	R2	R3	R4																																																											
	100010 (34)	110 (6)																																																													
0 (0)			1 (1) 1																																																												
		1100 (12)	10 (2) 2																																																												
		11000 (24)	100 (4)																																																												
		110000 (48)	1000 (8)																																																												
		11000 (24)	100 (4) 3																																																												
100 (4)	1010 (10) 4			0 (0) 5																																																											
		1100 (12)	10 (2)	0 (0)																																																											
		110 (6)	1 (1)																																																												
101 (5)	100 (4) 6			1 (1)																																																											
			0 (0)																																																												

Qu	Pt	Marking guidance	Total marks
18	2	<p>All marks AO2 (analyse)</p> <p>Performs (integer) division // outputs the quotient after performing a division // outputs how many times one number (R2) goes into another (R1) // R0 is the quotient;</p> <p>Outputs the remainder / what is left over after performing (integer) division // R1 is the remainder;</p>	2

Qu	Pt	Marking guidance	Total marks
19	1	<p>All marks AO1 (knowledge)</p> <p>To marshal / control operation of fetch-execute cycle; Controls fetching / loading / storing operations; NE. fetches instructions Determines the type of an instruction; A. decodes instructions To execute (some) instructions; To synchronise operation of processor; To send control signals / commands to other components; To control the transfer of data between registers; To handle interrupts;</p> <p>Max 3</p>	3

Qu	Pt	Marking guidance	Total marks
19	2	<p>2 marks AO1 (knowledge) and 2 marks AO1 (understanding)</p> <p>1 mark (AO1 knowledge): What cache memory is (Max 1):</p> <p>* Memory that can be accessed very quickly; Memory located on (A. close to) the processor;</p> <p>1 mark (AO1 knowledge): What cache memory is used for:</p> <p>To store most frequently used // most recently used // pre-fetched instructions/data // to store instructions in the locality of the instruction currently being executed;</p> <p>2 marks (AO1 understanding): How more cache memory improves performance (Max 2):</p> <p>More instructions/data can be stored in the cache; #Instructions/data stored in cache can be accessed more quickly <u>than instructions/data in main memory</u> // if an instruction is accessed <u>a second time</u>, it can be retrieved more quickly; This increases the probability that a particular data item/instruction is in the cache when fetched // this increases the probability of a cache hit // fewer fetches from main memory will be required;</p> <p>Note: Only award the point marked # if the point marked * has not already been awarded</p>	4

Question			Marks
20	1	Mark is AO1 (understanding) Direct (addressing);	1

Question		Marks																																																								
20	2	5																																																								
All marks AO2 (apply)																																																										
<table><thead><tr><th colspan="3">Memory Locations</th><th colspan="4">Registers</th></tr><tr><th>120</th><th>121</th><th>122</th><th>R0</th><th>R1</th><th>R2</th><th>R3</th></tr></thead><tbody><tr><td>23</td><td>5</td><td></td><td>23</td><td>5</td><td></td><td>0</td></tr><tr><td></td><td></td><td></td><td></td><td></td><td>1</td><td>23</td></tr><tr><td></td><td></td><td></td><td>46</td><td>2</td><td>0</td><td></td></tr><tr><td></td><td></td><td></td><td>92</td><td>1</td><td>1</td><td>115</td></tr><tr><td></td><td></td><td></td><td>184</td><td>0</td><td></td><td></td></tr><tr><td></td><td></td><td>115</td><td></td><td></td><td></td><td></td></tr></tbody></table>		Memory Locations			Registers				120	121	122	R0	R1	R2	R3	23	5		23	5		0						1	23				46	2	0					92	1	1	115				184	0					115					
Memory Locations			Registers																																																							
120	121	122	R0	R1	R2	R3																																																				
23	5		23	5		0																																																				
					1	23																																																				
			46	2	0																																																					
			92	1	1	115																																																				
			184	0																																																						
		115																																																								
<p>1 mark: Correct initial values loaded into registers R0, R1 and R3: 23, 5, 0</p> <p>1 mark: R2 has initial value 1 and R3 is updated to 23</p> <p>1 mark: R0 shifted left to give 46 and R1 shifted right to give 2</p> <p>1 mark: R0 changes to 92 then 184, R1 changes to 1 then 0, R2 changes to 0 then 1</p> <p>1 mark: R3 and memory location 122 set to 115</p> <p>Max 4 if any incorrect values written into table</p>																																																										

Question			Marks
20	3	<p>Mark is AO2 (analyse)</p> <p>(To) multiply (the two numbers in memory locations 120 and 121 together, storing the result in memory location 122); A. multiplication</p>	1

Question			Marks
20	4	<p>All marks AO1 (understanding)</p> <p>So it will execute more quickly; TO. if stated that it executes more quickly because translation is not required So it will use less memory (when translated); NE. uses less space, more compact A translator for a high-level language might not have been available; Programmer would have complete (A. more) control over the final machine code that is output by the translator / executed; R. direct access to hardware / registers</p> <p>Max 2</p>	2

Question			Marks
20	5	<p>Mark is AO1 (knowledge)</p> <p>There is a one-to-one mapping // each assembly language instruction translates into one machine code instruction;</p>	1

Qu	Pt	Marking guidance	Total marks															
21	1	<div>All marks AO1 (understanding)</div> <table><tr><th>Level</th><th>Description</th><th>Mark Range</th></tr><tr><td>4</td><td>A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically-structured response. The response covers both areas indicated in the guidance below and, in each area, there is sufficient detail to show that the student has a good level of understanding.</td><td>10–12</td></tr><tr><td>3</td><td>A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically structured response which shows a good level of understanding of at least one area indicated in the guidance below and some understanding of the other area.</td><td>7–9</td></tr><tr><td>2</td><td>A limited attempt has been made to follow a line of reasoning and the response has a mostly logical structure. A good level of understanding has been shown of one area or some understanding of both areas.</td><td>4–6</td></tr><tr><td>1</td><td>A few relevant points have been made but there is no evidence that a line of reasoning has been followed. There is insufficient evidence of a good level of understanding of either of the two areas.</td><td>1–3</td></tr></table> <div><p><u>Guidance – Indicative Content</u></p><p>Area 1: Fetch-Execute Cycle</p><p><u>F-E Stage 1 Fetch:</u> Contents of Program Counter/PC transferred to Memory Address Register/MAR R. If implied the instruction is stored in the PC Address bus used to transfer this address to main memory Read signal sent along control bus Transfer of main memory content uses the data bus Contents of addressed memory location loaded into the Memory Buffer Register/MBR Increment (contents of) Program Counter/PC A. At any part of fetch process after transferring PC to MAR Increment Program Counter/PC and fetch instruction simultaneously Contents of MBR copied to CIR</p><p><u>F-E Stage 2 Decode:</u> Instruction to decode held by the (Current) Instruction Register/(C)IR The control unit decodes the instruction Instruction split into opcode and operand(s)</p></div> <td>12</td>	Level	Description	Mark Range	4	A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically-structured response. The response covers both areas indicated in the guidance below and, in each area, there is sufficient detail to show that the student has a good level of understanding.	10–12	3	A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically structured response which shows a good level of understanding of at least one area indicated in the guidance below and some understanding of the other area.	7–9	2	A limited attempt has been made to follow a line of reasoning and the response has a mostly logical structure. A good level of understanding has been shown of one area or some understanding of both areas.	4–6	1	A few relevant points have been made but there is no evidence that a line of reasoning has been followed. There is insufficient evidence of a good level of understanding of either of the two areas.	1–3	12
Level	Description	Mark Range																
4	A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically-structured response. The response covers both areas indicated in the guidance below and, in each area, there is sufficient detail to show that the student has a good level of understanding.	10–12																
3	A line of reasoning has been followed to produce a coherent, relevant, substantiated and logically structured response which shows a good level of understanding of at least one area indicated in the guidance below and some understanding of the other area.	7–9																
2	A limited attempt has been made to follow a line of reasoning and the response has a mostly logical structure. A good level of understanding has been shown of one area or some understanding of both areas.	4–6																
1	A few relevant points have been made but there is no evidence that a line of reasoning has been followed. There is insufficient evidence of a good level of understanding of either of the two areas.	1–3																

	<p><u>F-E Stage 3 Execute:</u> If necessary, data is fetched/stored The opcode identifies the type of operation/instruction to be performed (by the processor) The operation (identified by the opcode) is performed by the control unit. ALU used for calculation/comparisons Result (may be) stored in register/main memory A. accumulator Status register updated If jump/branch required Program Counter/PC is updated Control bus will transfer signals to other components to initiate/sequence actions</p> <p><i>A good level of understanding would be demonstrated by a response that effectively covered all three stages of the cycle and did not focus excessively on one particular stage. There may be omissions, but these would not be of any key points. Any errors made would be minor.</i></p> <p>Area 2: Improving Hardware</p> <p>Replace the processor with one which has more cores A. Increase number of cores Replace the processor with one which has more cache memory // increase the amount of cache memory // add cache memory Increase clock speed of processor // replace the processor with one which runs at a faster clock speed NE. faster processor Use a parallel processor architecture // use more processors <u>which can work in parallel</u> Use a processor with a bigger word size Use a processor that makes (better) use of pipelining Install more RAM // main memory // primary memory Use RAM // main memory // primary memory with a faster access time Replace the motherboard with one which has buses which run at a faster clock speed A. increase bus clock speed Replace the motherboard with one which has more lines in data bus A. increase number of lines in data bus</p> <p>A. Replace HDDs with SSDs // replace HDDS with HDDs that can read data at a faster rate // replace SSDS with SSDs that can read data at a faster rate A. Use the Harvard architecture instead of the von Neumann architecture</p> <p><i>A good level of understanding would be demonstrated by a response that covered a range of hardware improvements that could be made (eg to the processor, buses, main memory) and did not focus excessively on only one component. Explanations of how a change would improve performance could be taken into account when considering how good the understanding is.</i></p>	
--	--	--

Qu	Pt	Marking guidance	Total marks
21	2	<p>1 mark AO1 (knowledge) and one mark AO1 (understanding)</p> <p>1 mark (knowledge): A signal/request sent to the processor (from a hardware device or program);</p> <p>Max 1 mark (understanding) from:</p> <p>So that a device/source that needs the (immediate) attention of the processor can be serviced/dealt with // so that an <u>urgent</u> error condition can be serviced/dealt with;</p> <p>A. Examples of error conditions that would be likely to generate an interrupt</p> <p>NE. To deal with an error, unless stated or clear from example that must be dealt with immediately</p> <p>NE. So that a task of higher priority can be carried out</p> <p>So that the currently executing process/task/program can be suspended;</p> <p>A. “stopped” as BOD</p> <p>R. Suspend/stop the fetch-execute cycle/processor</p> <p>R. “instruction” for “process”</p>	2

Qu	Pt	Marking guidance	Total marks																											
22	1	<p>Mark is AO2 (apply)</p> <p>Award 1 mark for correct value in R0:</p> <table><tr><td>R1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>15</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>R0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table> <p>R. Any cells of R0 left empty</p>	R1	0	1	0	0	0	1	1	0	15	0	0	0	0	1	1	1	1	R0	0	0	0	0	0	1	1	0	1
R1	0	1	0	0	0	1	1	0																						
15	0	0	0	0	1	1	1	1																						
R0	0	0	0	0	0	1	1	0																						

Qu	Pt	Marking guidance	Total marks																											
22	2	<p>Mark is AO2 (apply)</p> <p>Award 1 mark for correct value in R0:</p> <table><tr><td>R1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>48</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>R0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table> <p>R. Any cells of R0 left empty</p>	R1	0	0	0	0	0	1	1	0	48	0	0	1	1	0	0	0	0	R0	0	0	1	1	0	1	1	0	1
R1	0	0	0	0	0	1	1	0																						
48	0	0	1	1	0	0	0	0																						
R0	0	0	1	1	0	1	1	0																						

Qu	Pt	Marking guidance	Total marks
22	3	<p>4 marks AO2 (analysis) and 6 marks AO3 (programming)</p> <p>6 marks AO3 (programming syntax must be correct):</p> <p><i>MP1:</i> Value in memory location 100 is loaded into a register;</p> <p><i>MP2:</i> After some manipulation has been carried out (whether correct or not) values are stored into memory locations 101 and 102 (do not award if it is the same value stored twice);</p> <p><i>MP3:</i> Binary pattern of one digit correctly isolated from the input value (for leftmost digit must also be shifted so bits in correct place);</p> <p><i>MP4:</i> Binary pattern of one digit correctly translated into ASCII for one of numeric digits or letter digits (ignore if the pattern is later changed again to be incorrect);</p> <p><i>MP5:</i> Binary pattern of one digit correctly translated into ASCII for both numeric digits and letter digits (ignore if the pattern is later changed again to be incorrect);</p> <p><i>MP6:</i> Conversion process fully working for the both digits (ASCII codes must be correct when program terminates);</p> <p>Note: If MP3 not awarded MP4, MP5, MP6 cannot be awarded</p> <p>A. Any understandable method for identifying labels DPT. Use of invalid register names eg R27, Rn DPT. Use of binary for immediate operand values DPT. Omission of # to indicate immediate operand values DPT. R before memory address eg R100 DPT. Use of MOV instead of LDR or STR, or vice-versa DPT. <u>Repeated</u> use of incorrect delimiters eg ; < > . “ ‘ (occasional errors can be ignored)</p> <p>4 marks AO2 (concept must be understood, syntax need not be correct):</p> <p><i>MP7:</i> Attempt to use masking and/or shifting to identify one digit;</p> <p><i>MP8:</i> Attempt to use masking and/or shifting a second time to identify the second digit;</p> <p><i>MP9:</i> Attempt to use comparison and branching to make program treat numeric digits and letter digits differently for at least one of the two digits (whether threshold values correct or not);</p> <p><i>MP10:</i> Use of addition or masking to attempt to convert a digit to an ASCII code (whether correct ASCII codes produced or not);</p> <p>Note: If MP3 not awarded MP10 cannot be awarded</p> <p>Max 9 if solution not fully working</p>	10

	<div><div><div><div><div><div></div><div>Example Solution 1</div></div></div><div><div><div>LDR R0, 100MP1</div><div>AND R2, R0, #15MP7, MP3</div><div>CMP R2, #10</div><div>BLT isnumberMP9</div><div>ADD R2, R2, #55MP10, MP4</div><div>B dolefttdigit</div><div>isnumber:</div><div>ADD R2, R2, #48MP5</div><div>dolefttdigit:</div><div>AND R1, R0, #240MP8</div><div>LSR R1, R1, #4</div><div>CMP R1, #10</div><div>BLT isnumber2</div><div>ADD R1, R1, #55</div><div>B storetomemory</div><div>isnumber2:</div><div>ADD R1, R1, #48MP6</div><div>storetomemory:</div><div>STR R1, 101</div><div>STR R2, 102MP2</div></div></div></div></div></div>	
	<div><div><div><div><div><div></div><div>Example Solution 2</div></div></div><div><div><div>LDR R0, 100MP1</div><div>AND R0, R0, #15MP7, MP3</div><div>CMP R0, #9</div><div>BGT isletterMP9</div><div>ORR R0, R0, #48MP10, MP4</div><div>B dolefttdigit</div><div>isletter:</div><div>SUB R0, R0, #9</div><div>ORR R0, R0, #64MP5</div><div>dolefttdigit:</div><div>STR R0, 102</div><div>LDR R0, 100</div><div>LSR R0, R0, #4MP8</div><div>AND R0, R0, #15</div><div>CMP R0, #9</div><div>BGT isletter2</div><div>ORR R0, R0, #48</div><div>B finish</div><div>isletter2:</div><div>SUB R0, R0, #9</div><div>ORR R0, R0, #64MP6</div><div>finish:</div><div>STR R0, 101MP2</div></div></div></div></div></div>	

	<div><div><div><div><div><div></div><div>Example Solution 3</div></div></div><div><div><div>LDR R1, 100MP1</div><div>LSR R2, R1, #4MP7, MP3</div><div>LSL R1, R1, #4</div><div>LSR R2, R1, #4MP8</div><div>CMP R2, #10</div><div>BLT numberMP9</div><div>ADD R2, R2, #7MP10</div><div>number:<div><div>ADD R2, R2, #48MP4, MP5</div><div>STR R2, 101</div><div>CMP R2, #10</div><div>BLT number2</div><div>ADD R2, R2, #7</div></div></div><div>number2:<div><div>ADD R2, R2, #48MP6</div><div>STR R2, 102MP2</div></div></div></div></div></div></div></div>	
--	--	--

Qu	Pt	Marking guidance	Total marks																																																																	
23	1	<p>All marks AO2 (apply)</p> <table><tr><th>Memory Location 130</th><th>R1</th><th>R2</th><th>R3</th><th>R4</th></tr><tr><td>83 (01010011)</td><td>1 83 (01010011)</td><td>0</td><td></td><td>0</td></tr><tr><td></td><td></td><td>1</td><td>1</td><td>1 2</td></tr><tr><td></td><td>3 41 (00101001)</td><td>2</td><td>1</td><td>2</td></tr><tr><td></td><td>20 (00010100)</td><td>3</td><td>0</td><td></td></tr><tr><td></td><td>10 (00001010)</td><td>4</td><td>0</td><td></td></tr><tr><td></td><td>5 (00000101)</td><td>5</td><td>1</td><td>3</td></tr><tr><td></td><td>2 (00000010)</td><td>6</td><td>0</td><td></td></tr><tr><td></td><td>1 (00000001)</td><td>7</td><td>1</td><td>4</td></tr><tr><td></td><td>0 (00000000)</td><td>4</td><td>5</td><td></td></tr><tr><td>6</td><td>83 (01010011)</td><td></td><td></td><td>0</td></tr><tr><td></td><td>211 (11010011)</td><td></td><td></td><td></td></tr><tr><td>211 (11010011)</td><td></td><td></td><td></td><td></td></tr></table> <p>1 mark: Correct initial values loaded into R1, R2 and R4 – Area 1. 1 mark: First increment of R2 and R4 and first logical AND of R3 – Area 2. 1 mark: Contents of R1 shifted right 7 times – Area 3. 1 mark: R2 counts up from 2 to 7 – Area 4. 1 mark: R3 shows correct values of ANDing R1 and 1 and R4 increments from 2 to 4 – Area 5. 1 mark: R4 set to 0, MSB of R1 set to 1 and contents of R1 copied to memory location 130 – Area 6.</p> <p>Award marks for the correct values in the indicated areas. The values do not need to be in the exact cells shown for marks to be awarded, but must be in the correct sequence in the column they are in.</p> <p>Award marks for values written in either decimal or binary. If binary and decimal values are written in one cell and one is correct but the other incorrect then treat the cell as being correct.</p> <p>Max 5 if any incorrect values in table (ignore cells where one of the binary and decimal is incorrect but the other correct).</p>	Memory Location 130	R1	R2	R3	R4	83 (01010011)	1 83 (01010011)	0		0			1	1	1 2		3 41 (00101001)	2	1	2		20 (00010100)	3	0			10 (00001010)	4	0			5 (00000101)	5	1	3		2 (00000010)	6	0			1 (00000001)	7	1	4		0 (00000000)	4	5		6	83 (01010011)			0		211 (11010011)				211 (11010011)					6
Memory Location 130	R1	R2	R3	R4																																																																
83 (01010011)	1 83 (01010011)	0		0																																																																
		1	1	1 2																																																																
	3 41 (00101001)	2	1	2																																																																
	20 (00010100)	3	0																																																																	
	10 (00001010)	4	0																																																																	
	5 (00000101)	5	1	3																																																																
	2 (00000010)	6	0																																																																	
	1 (00000001)	7	1	4																																																																
	0 (00000000)	4	5																																																																	
6	83 (01010011)			0																																																																
	211 (11010011)																																																																			
211 (11010011)																																																																				

Qu	Pt	Marking guidance	Total marks
23	2	<p>All marks AO2 (analyse)</p> <p>If the student recognises that the program is connected to parity:</p> <p>Sets (A. calculates) the parity bit (for the ASCII character); using odd parity;</p> <p>If the student does not recognise that the program is connected to parity:</p> <p>Counts the number of 1s (in the ASCII code);</p> <p>NE. literal descriptions of how the code is working or responses that don't interpret what the purpose of the program is</p>	2